| Title:
| Timing Analysis and Optimization of Sequential Circuits |
|
| Author: |
Maheshwari, Naresh |
| Co-Authors: |
Sachin S. Sapatnekar |
| Description: |
Timing Analysis and Optimization of Sequential Circuits describes CAD algorithms for analyzing and optimizing the timing behavior of sequential circuits with special reference to performance parameters such as power and area. A unified approach to performance analysis and optimization of sequential circuits is presented. The state of the art in timing analysis and optimization techniques are described for circuits using edge-triggered or level-sensitive memory elements. Specific emphasis is placed on two methods that are true sequential timing optimizations techniques: retiming and clock skew optimization. Timing Analysis and Optimization of Sequential Circuits is written for graduate students, researchers and professionals in the area of CAD for VLSI and VLSI circuit design. |
| Buy: |
|
User Reviews:
Write an online review and share your thoughts with other members.
Review this Book
Only registered users may access this section. If you are
new to the site please register.
It's free.
If you are already a registered user please login.
| Your free membership will get you
complete access to: |
|
- The most complete centralized listing of the ATE industry's products
and services
- A detailed directory of the industry's companies broken down by type
and geographical location
- A detailed directory of used equipment for sale
- Job/Resume Listings
- Articles
- News
- Books
- Listings of ATE related events
- Industry experts- ask them questions.
- Discussion Forums
|
|
